	Enrollment No:		o :	Exam Seat No:				
				HAH UNIVERS				
	Summer Examination-2017							
ì	Subject Name: Digital VLSI Design							
	Subject	Code:	: 5TE01DVD1	Branch: M.Tech (VESD)				
i	Semeste	er: 1	Date: 30/03/2017	Time: 10:30 To 01:30	Marks: 70			
	Instruct	tions:						
•	(1)	Use of	_	ulator and any other electronic in	<u> </u>			
	(2) Instructions written on main answer book are strictly to be obeyed.(3) Draw neat diagrams and figures (if necessary) at right places.							
			ne suitable data if nee					
Q-1	SECTION – I							
	Define the following terms. a. Accumulation in MOS transistor					(07)		
	b.		etion in MOS transis					
	c.	V_{OH}						
	d.		agation delay					
	e. f.	Switc V _{IL}	ching characteristics					
	g.	V_{OL}						
Q-2	Attempt all questions							
	(a)							
	(b)	Deriv	e Equation of V _{IH} fo	or CMOS inverter.				
	OR Attempt all questions							
Q-2	Attempt all questions							
	(a) (b)	-	ain D type Fiip Flop we Equation of V _{TH} for	using Transmission Gate.				
	(D)	DOIIV	2 Equation of VIH IC	or chiod involver.				
Q-3	()		mpt all questions	100 1EI E I		(14)		
	(a) (b)	-	<u>-</u>	IOS and Elmore Delay. aling device reduction strategy at	nd show that the nower			
	(D)	-		n a device scaled using this techn	<u> </u>			

Q-3

OR

Q-3 **Attempt all questions**

(14)

- Draw input and output waveforms during high to low transition of output for a CMOS inverter. Derive expression for T_{PHL} . (a)
- Explain MOSFET Switch Logic in detail. **(b)**



SECTION – II

Q-4		Define the following terms.		
	a.	Bi-CMOS		
	b.	Pull-up Device.		
	c.	Pass Transistor		
	d.	Pull-down device.		
	e.	TSPC.		
	f.	Pseudo Gate.		
	g.	Define Bi-CMOS.		
Q-5		Attempt all questions	(14)	
	(a)	Draw and explain Multiple-Output Domino Logic.	` ′	
	(b)	Explain CMOS SR Flipflop using NAND implementation.		
		OR		
Q-5		Attempt all questions	(14)	
	(a)	Explain in detail Single-Phase Logic using MOS.		
	(b)	Write a note on Pre-charge and Evaluate logic for dynamic logic circuits.		
Q-6		Attempt all questions	(14)	
	(a)	Write a note on NORA Logic.		
	(b)	Explain Logic '0' Transfer for pass transistor.		
		OR		
Q-6		Attempt all Questions	(14)	
	(a)	What is the need of voltage bootstrapping? Discuss Voltage bootstrapping in detail.		
	(b)	Draw and explain Schmitt Trigger Circuits using MOS.		
	(~)			

